

**United States Patent Application**

For

**SCHEME FOR MAINTAINING SYNCHRONIZATION IN AN INHERENTLY ASYNCHRONOUS  
SYSTEM**

Inventors:

Onchuen D. Lau  
Frank Chui  
Gene Chui  
Gary Kipnis  
Gurmohan Samrao  
Neil King

Prepared by:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP  
12400 WILSHIRE BOULEVARD  
SEVENTH FLOOR  
LOS ANGELES, CA 90025-1026

(408) 720-8598


"Express Mail" mailing label number: EL143554367US

Date of Deposit: June 16, 1999

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231

Patricia A. Balero

(Typed or printed name of person mailing paper or fee)

  
(Signature of person mailing paper or fee)

6/16/99

(Date signed)

6/16/99 10:34:00

## **SCHEME FOR MAINTAINING SYNCHRONIZATION IN AN INHERENTLY ASYNCHRONOUS SYSTEM**

### **FIELD OF THE INVENTION**

5           The present invention relates to a scheme for synchronizing operations among distributed components of a digital system, for example an ATM switch, that are inherently asynchronous.

### **BACKGROUND**

10           Many digital systems, for example ATM or other communication switches, are made up of a number of components that are physically located on different printed circuit (PC) boards. The boards are housed in a chassis and are interconnected to one another through signal paths that make up a backplane within the chassis. When the distances between the PC boards is small and/or the system is operated at low speed, it is relatively straight forward  
15 to maintain synchronization between the various components. For example, at low operating speeds, the skew among various components caused by relative differences in signal path lengths between the PC boards may cause operational problems. Then, as the PC boards become larger and/or as operating speeds are increased, maintaining synchronization between the components becomes even more difficult and one cannot simply rely on trying  
20 to maintain equal signal path lengths. Moreover, if propagation delays along the signal path traces are long (e.g., so long as to exceed one clock period), additional operating problems may be encountered.

What is needed therefore, is a means for ensuring synchronization within an inherently asynchronous system such as a digital switch or other device that is made up of various components physically located on PC boards and the like.

## SUMMARY OF THE INVENTION

In one embodiment, a synchronization state for a local clock generating circuit of a first of a number of components of a distributed system is maintained according to a number of local clock cycles recorded between successive occurrences of a global synchronization signal provided to the components within the distributed system. The local clock generating circuit may enter the synchronization state only after observing a predetermined number of occurrences of successive local clock cycles between instances of the global synchronization signal. Generally, the local clock generating circuit provides local control signals for the first of the components at time instants corresponding to the number of local clock cycles.

In the present scheme, the local clock generating circuit continues to provide local control signals for the first of the components at time instants corresponding to the number of local clock cycles even after an instance of the global synchronization signal is observed at a time instant corresponding to one local clock cycle more or less than the number of local clock cycles. However, the local clock generating circuit enters an alarm state when the global synchronization signal is observed at time instants corresponding to more than one local clock cycle more or less than the number of local clock cycles.

The local clock generating circuit may enter a missing clock state after an instance of the global synchronization signal is observed at a time instant corresponding to one local clock cycle less than the number of local clock cycles. From this state, the local clock generating circuit returns to the synchronization state after an instance of the global synchronization signal is observed at a time instant corresponding to one local clock cycle more than the number of local clock cycles. However, the local clock generating circuit enters the alarm state from the missing clock state after an instance of the global

synchronization signal is observed at a time instant corresponding to two or more local clock cycles less than the number of local clock cycles.

The local clock generating circuit may also enter an extra clock state from the synchronization state after an instance of the global synchronization signal is observed at a time instant corresponding to one local clock cycle more than the number of local clock cycles. From this state, the local clock generating circuit returns to the synchronization state after an instance of the global synchronization signal is observed at a time instant corresponding to one local clock cycle less than the number of local clock cycles. However, the local clock generating circuit enters the alarm state from the extra clock state after an instance of the global synchronization signal is observed at a time instant corresponding to two or more local clock cycles more than the number of local clock cycles.

Other features and advantages of the present scheme will be apparent from the following discussion.

## BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example, and not limitation, in the figures of the accompanying drawings in which like reference numerals refer to similar elements and in which:

5           Figure 1 illustrates an example of a communication switch within which the synchronization methodologies described herein may be practiced;

            Figure 2 illustrates an example of the physical layout the communication switch shown in Figure 1;

10           Figure 3 is a state diagram for a local clock generating circuit configured in accordance with the present synchronization scheme; and

            Figure 4 illustrates an example of timing skews which may be compensated for using the present synchronizing scheme.

## DETAILED DESCRIPTION

A scheme for maintaining synchronization among various components of an inherently asynchronous system such as a digital switch or other device that is made up of various components physically located on PC boards and the like is disclosed herein.

5 Although discussed with reference to certain illustrated embodiments, upon review of this specification, those of ordinary skill in the art will recognize that the present scheme may find application in a variety of systems. Therefore, in the following description the illustrated embodiments should be regarded as exemplary only and should not be deemed to be limiting in scope.

10 An example of one system within which the present synchronization scheme may be implemented is shown in Figure 1. In the diagram, various components of a digital switch, (e.g., an ATM or other communication switch) 10 are shown. In general, the switch 10 includes a number of interface or line cards 12, each or some of which may include functional circuitry blocks 14a - 14c.

15 While Figure 1 illustrates the logical layout of switch 10, Figure 2 illustrates its physical layout. As shown, switch 10 may include several line cards 12, each of which may be substantially similar and each of which may include both inbound and outbound functional circuitry blocks. One or more switch cards 18 may also be included within switch 10, each of which may be substantially similar to one another and each of which may include  
20 switching functional circuitry. Although not shown in this illustration, it is generally the case that any line card 12 may switch packets to any other line card 12 through any of the switch cards 18 using communication paths that interconnect these cards.

Also included in switch 10 is a control or clock signal generating card 20. Often, the clock signal generating card 20 will produce global clock signals and other control signals

that are routed to the line cards 12 and the switch cards 18 across a backplane 22. Backplane 22 is thus made up of a number of communication signal paths and may also include the communication signal paths that transport the packets between the line cards 12 through the switch cards 18.

5           Where switch 10 does not operate at high speeds and/or where the distances across backplane 22 and/or the various cards of switch 10 are small, maintaining synchronization among the various operational components of the cards is relatively straightforward. As indicated above, such synchronization can usually be ensured by ensuring that the signal path lengths across backplane 22 are kept relatively uniform. However, as the physical distances  
10       across the backplane 22 increase (e.g., due to larger physical cards) and/or as the operation speed of switch 10 increases, ensuring synchronization becomes nontrivial. Simply relying on global signals produced by a control or clock signal generating card 20 is not sufficient, because those signals may not be received by each of line cards 12 and/or switch cards 18 at the same time instant. Any timing skews between the various cards can lead to operational  
15       problems for switch 10.

          Rather than simply relying on such global clock signals, the present synchronization scheme employs both locally generated (i.e., on-card) clock signals as well as global synchronization signals. In brief, each card (e.g., line cards 12 and switch cards 18) maintains a local clock signal (e.g., as produced using a local clock (LC) circuit 24), which is  
20       used to control operations on that card. Further, a global synchronization signal that is generated by circuitry on the clock signal generating card 20 once every "n" clocks (i.e., once every "n" clock cycles of the local card clocks) is provided to the other cards (e.g., line cards 12 and switch cards 18) of switch 10 via backplane 22. By keeping track of where (i.e., at what time instant) the global synchronization signal is observed relative to the



number of local clock cycles that have expired since the last occurrence thereof, each card of switch 12 can maintain synchronization to the other cards.

In one embodiment, each card (e.g., line cards 12 and switch cards 18) includes an LC circuit 24 that includes a local counter. The LC circuits 24 are used to generate local clock signals for their respective cards. Local circuitry for each card utilizes the local clock signals produced by the LC circuits 24 associated therewith. The counters of the various LC circuits 24 may be reset by a global synchronization (synch) signal transmitted from the clock signal generating card 24 across the backplane 22.

As shown in Figure 3, each LC circuit 24 is also operated under the control of a state machine 30. At the outset, the LC circuits 24 are in an initialization state 32. In this state, the LC circuits 24 count the number of successive occurrences of the global synchronization signal that are received at intervals of  $n$  local clock cycles. If " $m$ " (e.g.,  $m = 8$ ) consecutive occurrences of the global synchronization signal are observed at intervals of  $n$  (e.g.,  $n = 62$ ) local clock cycles, then the LC circuit 24 enters a "locked" state 34. In general,  $n$  may correspond to the number of local clock signals between locally generated control signals for a card. The locked state 34 corresponds to a situation in which the LC circuit 24 is operating in synchronization with the LC circuits 24 of other cards in switch 10. As shown, for each occurrence of the global synchronization signal that is observed after  $n$  local clock cycles, the LC circuit 24 remains in the locked state 34.

Because of differing signal path lengths, temperature variations, process variations, and other operating conditions, it can be expected that, over time, an LC circuit 24 associated with a card of switch 10 may observe a global synchronization signal "early" or "late" with respect to the anticipated arrival at  $n$  clock cycles. For example, the global synchronization signal may be observed at  $n-1$  clocks (early) or  $n+1$  clocks (late).

Where the global synchronization signal is observed at  $n-1$  clocks, the LC circuit 24 enters the "short" state 36. In this state, local control signals for the card are still generated once every  $n$  clock cycles. However, there exists a mismatch between the global synchronization signal and the local control signal. The LC circuit 24 will remain in the short state so long as successive occurrences of the global synchronization signal are observed at  $n$  clock cycles. If the "missing" clock cycle is observed, that is if the global synchronization signal is observed at  $n+1$  clocks, the LC circuit returns to the locked state 34. If, however, the global synchronization signal is again observed at  $n-1$  clocks, this is an indication that the LC circuit 24 has lost synchronization and the LC circuit 24 enters an alarm state 38.

From the locked state 34, if the global synchronization signal is observed at  $n+1$  clocks, the LC circuit 24 enters a "long" state 40. In this state, local control signals for the card are still generated once every  $n$  clock cycles. However, there exists a mismatch between the global synchronization signal and the local control signal. The LC circuit 24 will remain in the long state so long as successive occurrences of the global synchronization signal are observed at  $n$  clock cycles. If the "extra" clock cycle is consumed, that is if the global synchronization signal is observed at  $n-1$  clocks, the LC circuit returns to the locked state 34. If, however, the global synchronization signal is again observed at  $n+1$  clocks, this is an indication that the LC circuit 24 has lost synchronization and the LC circuit 24 enters the alarm state 38.

Where more than a single clock cycle difference exists between the global synchronization signal and  $n$  occurrences of the local clock signal, this is an indication that the LC circuit has lost synchronization and the LC circuit 24 will enter alarm state 38. In this state, error flags may be set that can indicate a fault condition to other components of the

card hosting the LC circuit 24. Local control signals may still be generated every  $n$  clocks, however, it is preferable that the error flags cause a local control processor to reset the LC circuit 24 to the initialization state 32, in an attempt to reacquire synchronization.

For sake of clarity, Figure 4 shows an example of where a global synchronization signal ( $S$ ) is observed at one card ( $C2$ ) at a time corresponding to  $n$  local clock cycles, but is not observed at another card ( $C1$ ) until  $n+1$  local clock cycles. Assume cards  $C1$  and  $C2$  each include a local clock circuit that produces a clock signal substantially similar to that shown by signal  $clk$ . If at a time  $t = 0$ , with respect to the signal  $clk$ , the global synchronization signal  $S$  is produced by a clock generating card, then that signal  $S$  will eventually propagate (e.g., across the backplane) to cards  $C1$  and  $C2$ . However, because of the varying lengths of the communication signal paths between the cards, the signal  $S$  may be observed at different times at  $C1$  and  $C2$ . For example, in the figure the signal  $S$  is observed (e.g., by latching the logic high value of signal  $S$ ) at card  $C2$  at a time corresponding to clock cycle  $n$ . That is, the signal  $S$  arrives a sufficient time ( $t_{\text{setup}}$  or more) in advance of clock cycle  $n$  so that its logic high state is latched or otherwise captured on the rising edge of  $clk$ . However, the same signal  $S$  is not observed at card  $C1$  until clock cycle  $n+1$ , because signal  $S$  does not arrive at  $C1$  until a time  $t_{\text{hold}}$  or more after the rising edge of  $clk$  at cycle  $n$ . Similar timing skews may cause signal  $S$  to be observed at a time corresponding to a clock cycle  $n-1$ .

The above synchronization scheme allows the various timing skews to be compensated for and allows synchronization to be maintained in systems such as switch 10 that tend to be inherently asynchronous because of the use of independent local clock signal generators (e.g., LC circuits 24).

Thus a scheme for maintaining synchronization among various components of an inherently asynchronous system such as a digital switch or other device that is made up of various components physically located on PC boards and the like has been described.

Although the foregoing description and accompanying figures discuss and illustrate specific

5 embodiments, it should be appreciated that the present invention is to be measured only in terms of the claims that follow.

653434 "C63H2E60